


**Single Cycle Read/Write/WriteBack Pipeline, Full-Wordline I/O DRAM
Architecture with Enhanced Write and Single Ended Sensing**

APPENDIX

5 Thirteen figures are attached as appendix pages A2 to A14, schematically showing examples of embodiments of the invention.

eDRAM Macro Comparison





Narrow I/O penalty: either 4 x macro power and area or slower performance
LP, HP => Wide I/O architecture => Single ended, small swing sensing (x-couple SA => more power !!)

Power saving and performance improvement by full word-line wid I/O and small swing sensing

AZ

Sense Amplifier Characteristic and Margin

 $V_{BIH} = 1\text{ V}, V_{DD} \approx 1.1\text{ V}, V_{LL} = 0.5\text{ V}$

Cell transfer ratio: BL 128 = 1/3, BL 258 = 1/5

7B&L

0.5 V

0.5 V

1v

0.52

1 V

—

```
VBL(read1) > VrefSA + VISA >= VBL(read0)
```

 $\text{SAV}_{\text{ref}} = 0.2 \text{ V}$, $\text{SAV}_1 = 0.8 \text{ V}$ (HV1 niet) or $\text{SAV}_{\text{ref}} = 0 \text{ V}$, $\text{nsahighs} = -0.5 \text{ V}$ at $\text{VtSA} \sim 0.8 \text{ V}$

700 nm / 400 nm

0.7 V/0.8 V

84/32

0.3 V/0.3 V

Wofür?

Wf plet/infel

reju/ja W

Wt pfer/nfel


1st Stage

06/03/2017

2nd Stage

01/17


Cell, BL, Vsa, GBL, SSA Voltages





VBLH = 1 V, VDD = 1.1 V, VLL = 0.5 V
 Cell transfer ratio: BL 128 = 1/3, BL 256 = 1/5

A4

Short Cycle R/W/r Pipeline with Concurrent Operations



- Single cycle Read_restore converted into 2 cycles Read, restore pipeline
- restore cycle allows other banks to do concurrent Read/Write



R/W/r pipeline allows:


Concurrent R, W and restore_ops in different arrays in a macro

Fine grain controls for performance:

Destructive_Read (R)	1 cycle
Write (W)	2 cycle
Read_restore (Rr)	2 cycles
ReadModifyWrite(R,W)	2 cycles
Refresh (Rr)	2 cycles

A5

Concurrent Pipeline Operations of Arrays and GBL (potential)




Constraints:


T_{cell} ~ 2.5 - 3 ns
T_{GBL} ~ 1.5 ns (9Mb)

Possibilities

Trc = 5 ns
Trdd = 2.5 ns




GBL pipeline operations




Concurrent array operations of arrays i, j, k

AG




A 7

Circuit Simulation




512 WL, 256 BL, 1024 BLP, VBLH=1V, VDD=1.1V, VPP=2V, 1pF-2KOhm GBL

A 8



A 10


Simulated Waveform (Single Cycle R/W/Wb, 4ns cycle)



512 WL, 256 BL, 1024 BLP, VBLH=1V, VDD=1.1V, VPP=2V, 1pF-2KOhm GBL, VrefSA = 0V, VthSA = HVT

0 11


Simulated Waveform (Single Cycle R/W/Wb, 3.3 ns)



512 WL, 256 BL, 1024 BLP, VBLH=1V, VDD=1.1V, VPP=2V, 1pF-2KOhm GBL, VrefSA = 0V, VthSA = HVT

A 1Z

Simulated Waveform (Single Cycle W, RWb, 5 ns)



512 WL, 256 BL, 1024 BLP, VBLH=1V, VDD=1.1V, VPP=2V, 1pF-2KOhm GBL, VrefSA = 0V, VthSA = HVT

A 13

